MIMXRT105X Target Family Info

Back to Target Families Index ^

Features Supported

Peripheral Drivers Supported

• GPIO Port Output: Driver for writing to an entire GPIO port at a time
• SPI Peripheral/Slave: Serial Peripheral Interface (SPI) device/slave mode
• GPIO Interrupts: GPIO input pin interrupt support
• μs Ticker: Clock peripheral with at least microsecond resolution that Mbed uses to implement Timer and Ticker.
• Analog Inputs: Analog input (ADC) peripheral driver
• I2C Peripheral/Slave: I2C for interrupt-based peripheral/slave mode
• PWM Out: Pulse Width Modulation (PWM) generator peripheral driver
• USB Device: USB Device peripheral. Allows the Mbed target to act as a USB device when connected to a host computer.
• True Random Number Generator: Cryptographic-grade True Random Number Generator (TRNG). This is required to implement SSL communications securely unless you provision devices with an entropy seed stored in nonvolatile storage.
• Low-Precision Ticker: Also known as the Low-Power Ticker, this peripheral keeps time at a low-frequency clock (usually 32kHz) and generates events for the application. Usually it is used to implement low power sleep.
• RTC: Real-Time Clock. Clock which keeps track of real world time, usually using a low frequency, accurate clock.
• I2C Controller/Master: I2C driver for synchronous (blocking) controller/master mode
• GPIO Port Input: Driver for reading from an entire GPIO port at a time
• Watchdog: Peripheral which resets the chip if software doesn't service it within a configurable amount of time. Used to guard against software hangs.
• Sleep: Support for sending the processor to sleep when no threads/ISRs are executing.
• SPI Controller/Master: Serial Peripheral Interface (SPI) controller/master mode
• Serial (UART): Support for buffered and unbuffered serial (UART) ports
• GPIO Port I/O: Driver for using an entire GPIO port as a bidirectional I/O port.

Boards in this Target Family

Board	MCU Part Number	Extra Features	Extra Peripheral Drivers	Components	RAM Banks	Flash Banks
MIMXRT1050_EVK	MIMXRT1052DVL6A		Flash IAP, Ethernet MAC		SRAM_DTC: 256 kiB SRAM_ITC: 128 kiB SRAM_OC: 128 kiB
MIMXRT1060_EVK	MIMXRT1062DVL6B		Flash IAP, Ethernet MAC		SRAM_DTC: 256 kiB SRAM_ITC: 128 kiB SRAM_OC: 128 kiB SRAM_OC2: 512 kiB
TEENSY_40	MIMXRT1062DVL6B				SRAM_DTC: 256 kiB SRAM_ITC: 128 kiB SRAM_OC: 128 kiB SRAM_OC2: 512 kiB
TEENSY_41	MIMXRT1062DVL6B		Ethernet MAC		SRAM_DTC: 256 kiB SRAM_ITC: 128 kiB SRAM_OC: 128 kiB SRAM_OC2: 512 kiB

Inheritance Graph